Abstract -DC/AC inverter topologies having reduced numbers of switches to reduce costs, total inverter size and switching losses have previously been proposed. In addition, these topologies reduce the likelihood of semiconductor switch damage, and have lower common-mode currents. This paper proposes new designs for inverters with reduced switch numbers. For three-phase systems, the proposed inverters use four switches instead of the six used in the traditional three-phase Voltage Source Inverter (VSI). Compared to the traditional Four-Switch Three-Phase (FSTP) inverter, the proposed FSTP inverters improve the voltage utilisation factor of the input dc supply, without the need for triplen injection. Sliding-mode control is used to demonstrate the dynamic response and robustness of the inverters. Also the paper presents new single-phase inverters with two switches instead of the four used in the traditional VSI. The capability of suppressing the 2 nd order current harmonic from the input dc side is discussed. The basic structures of the proposed inverters and their operation, switch ratings, controller design with supporting mathematical equations, and MATLAB/SIMULINK results are presented. Practical results, based on laboratory prototype circuitry controlled using a Texas Instruments TMSF280335 DSP, are presented to demonstrate the design flexibility and operation of the proposed topologies.
INTRODUCTION
Governmental agencies insistence on reducing CO 2 generation has created international interest in power system and micro-grid research and development [1] . Numerous inverter topologies to improve the operation of micro-grid systems have been presented.
Traditionally, the conventional Six-Switch Three-Phase (SSTP) two-level Voltage Source Inverter (VSI) has been the most common converter topology for many applications such as renewable energy conversion systems, motor drives, and wind turbine systems. However, converter topologies with reduced switch number are demanded by some low-power applications, such as photovoltaic, fuel cells and electric vehicles, in order to reduce cost and size, and to increase system efficiency. The novel three-phase two-level VSI with four switches, shown in Fig.1 , was implemented [2] . In this Four-Switch Three-Phase (FSTP) inverter, two of the output load voltages are fed from the two inverter legs, whilst the third phase is fed directly from the dc side.
In comparison with the conventional VSI, the FSTP inverter has important features such as lower cost and higher efficiency, and reduced numbers of measurements, gate drives and real-time calculations [3] . In addition, the FSTP inverter reduces the maximum common mode voltage by 33% in comparison with the SSTP inverter [3, 4] . Because of the reduced interaction between switches in the FSTP inverter, switch reliability is increased. The main disadvantage of the FSTP is that the maximum output voltage across the load is limited to 28.28% of the input dc voltage [2] . Another disadvantage is that the third phase of the output load is fed from the dc side, which may generate dc current components in the output three-phase currents. These dc current components are hazardous and control effort should suppress them. IEEE 1574 standards restrict the dc current components to <0.5% of the rated RMS current while IEC 61727 standards limit them to <1%. In addition, the fluctuation of dc-link capacitor voltage at the fundamental frequency results in fluctuations of the output voltages and currents of the FSTP inverter [5] . The problem of dc-link voltage oscillation necessitates modified pulse-width modulated (PWM) signals to control and create the desired output voltage during the switching period [3] . Practically, the dc-link split capacitors will not have equal capacitance, so over-modulation of the switch PWM process is needed to maintain a constant dc-link midpoint voltage [5] . The operation, controller design, and performance of the FSTP have been discussed in the literature [3] - [11] . An FSTP inverter based on the conventional SEPIC converter has been implemented and controlled using the sliding mode approach [12] . The achievable output voltage from the SEPIC-based FSTP inverter has been shown to be double the voltage of the conventional FSTP inverter under the same conditions. In addition, the inverter solved the problem of circulating current in the dc-link capacitors. However, like the conventional FSTP, the SEPIC-based inverter is fed from the input dc side directly, hence dc current components may be injected into the ac grid.
Of the thirty-three basic dc/dc converters, there are four bidirectional converters capable of providing output voltage with positive and negative polarities. These converters are shown in Fig.2 as two voltage buck and two voltage boost converters. Based on these converters, new three-phase inverters with four switches can be generated. Unlike other FSTP inverters, the proposed inverters do not have direct connection between the ac phases and the dc side voltage. Consequently, the problem of dc current injection into the ac grid does not arise. Because they do not require direct connection between the ac and dc sides, the proposed 978-1-5090-2067-6/16/$31.00 ©2016 IEEE 2016 International Symposium on Power Electronics, Electrical Drives, Automation and Motion converters can operate as dc/ac inverters and ac/dc rectifiers. In dc/ac inversion mode, the proposed inverters double the maximum output three-phase voltage in comparison with the conventional FSTP inverter.
Unfortunately, the proposed converters are time variant systems where the transfer function describing the relationship between the input and output voltages and currents depends on the switching periods of the switches. This results in a complex stable design because the converter poles and zeros travel through a long trajectory. Moreover, the time-varying transfer function leads to output voltage and current distortion [13, 14] . Converter stability and reliability decrease with increasing passive element values. However, reducing the inductance and capacitance results in larger high-frequency ripple current and voltage, hence the total harmonic distortion (THD) of the output current and voltage will increase. Increasing the passive element values increases the stored energy within the inverter, producing third order harmonic components in the input dc current.
This paper presents new inverter/rectifier topologies with reduced switch numbers based on the bidirectional dc/dc converters in Fig. 2 . The paper explains their normal operation, and compares and performance evaluates the proposed inverters. Controller design for the proposed converters is presented based on sliding mode control (SMC) techniques. Practical results substantiate the design flexibility of the proposed topologies when controlled by a TMSF280335 DSP. 
D is the converter duty ratio, defined as:
where t on is the on-duration of switch S 1 and t s is the total switching period. The voltage conversion ratios of the converters are:
The voltage conversion ratios in equations (3) and (4) 
The output three-phase voltages are:
where ω = 2πf is angular frequency. This causes three-phase currents i oa , i ob and i oc to flow in the load: Converter duty ratios δ 1 and δ 2 are calculated from (3) and (5) as:
MATLAB simulations for open-loop operation of the two converters are shown in Error! Reference source not found. and Error! Reference source not found., using the parameter values listed in TABLE I.
TABLE I. SIMULATION PARAMETERS

Parameter
Value f 50Hz t s 33μs C 1μF (b1G) and 5μF (b2G)
To study the dynamics of the buck converters, each can be modelled and represented by its state space average model as follows:
a) Converter b1G
The equivalent circuits for converter b1G during the different switching states are shown in Fig. 8 , and include inductor parasitic resistances (r 1 and r 2 ) and the output inductance and resistance (L and R). The duration t on defines the period that either S 1 or its anti-parallel diode conduct. The average model of b1G is expressed in (11) , and its pole-zero map, presented in Fig. 9 , shows that converter dynamics change with the small-signal duty ratio δ. The equivalent circuits for converter b2G are shown in Fig.10 , and the corresponding average model is expressed in (12) . Based on the average model, the pole-zero map is shown in Fig.11 . As with the b1G converter, the poles move along specified trajectories, representing the non-linear nature of these converters. Because the proposed inverters are high-order systems, Variable Structure Control (VSR) [15] is an attractive solution for controller design. Sliding Mode Control (SMC) [15] , which belongs to a family of VSR techniques, is therefore applied to the proposed inverters. The integral sliding mode controller for the proposed inverters is shown in Fig. 12 
IV. EXPERIMENTAL RESULTS
The system concept, presented mathematical analysis and simulations are validated using an experimental b1G FSTP inverter with the parameters listed in TABLE I and controlled using a TMS320F280335 DSP. The dc input voltage (V in ) is fed from a Sorensen SG A250X-10kW dc power supply. Four IRFPS40N60K MOSFET switches are employed for switches S 1 AE 4 with their freewheel diodes D 1 AE 4 . A Clairtronic CMV-28F3, 0-415V, three-phase auto-transformer is used to match the ac grid voltage. Fig. 13 shows the voltages and the currents for the prototype inverter. 
V. CONCLUSION
New dc/ac three-phase inverters with a reduced number of switches have been proposed. Reducing the switch number improves efficiency and reliability of dc/ac inverters. The proposed three-phase inverters have greater maximum output peak voltage than the conventional FSTP topology. Unlike the conventional FSTP, the proposed inverters do not have a dc bias in the converter output voltages. However, the proposed inverters are high-order systems where the poles of their transfer functions move as the duty ratio is varied.
Consequently, classical control strategies are not readily implemented. Sliding mode control is proposed for these inverters, in order to generate pure sinusoidal voltages and currents. The paper also presents new single-phase dc/ac inverter topologies with the ability to decouple the 2 nd order harmonic components from the input dc side.
